Microsystem packages continue to demand lower cost, higher reliability, better performance and smaller size. Compliant wafer-level interconnects show great potential for next-generation packaging. G-Helix, an electroplated compliant wafer-level chip-to-substrate interconnect can facilitate wafer-level probing as well as wafer-level packaging without the need for an underfill. The fabrication of the G-Helix interconnect is similar to conventional IC fabrication process and is based on electroplating and photolithography. G-Helix interconnect has good mechanical compliance in the three orthogonal directions and can accommodate the differential displacement induced by the coefficient of thermal expansion (CTE) mismatch between the silicon die and the organic substrate. In this paper, we report the wafer-level fabrication of an area-arrayed G-Helix interconnects. The geometry effect on the mechanical compliance and electrical parasitics of G-Helix interconnects have been studied. Thinner and narrower arcuate beams with larger radius and taller post are found to have better mechanical compliance. However, it is also found that structures with excellent mechanical compliance may not have good electrical performance. Therefore, a trade off is needed. Using response surface methodology (RSM), an optimization has been done. Furthermore, reliability of the optimized G-helix interconnects in a silicon-on-organic substrate assembly has been assessed, which includes the package weight and thermo-mechanical analysis. The pitch size effect on the electrical and mechanical performance of G-Helix interconnects has also been studied.

Issue Section:
Technical Papers
Keywords:
integrated circuit interconnections, integrated circuit packaging, electroplating, optimisation, photolithography, reliability, integrated circuit reliability, response surface methodology, silicon, thermal expansion, wafer bonding
Topics:
Design, Displacement, Geometry, Manufacturing, Optimization, Packaging, Reliability, Solders, Stress, Thermomechanics, Weight (Mass), Silicon, Electroplating, Response surface methodology, Semiconductor wafers, Photolithography, Size effect, Thermal expansion, Copper
1.
http://public.itrs.net, 2001, International Technology Roadmap for Semiconductors.
2.
Ghaffarian, R., 1998, “Chip-Scale Package Assembly Reliability,” Chip Scale, Nov.
3.
Chang, C. S., Oscilouski, A., and Bracken, R. C., 1998, “Future Challenges in Electronics packaging,” Circuits & Devices, pp. 45–54.
4.
Zhu, Q., Ma, L., and Sitaraman, S. K., 2002, “Design and Fabrication of β-fly—A Chip-to-Substrate Interconnect,” Proceedings of ASME International Mechanical Engineering Congress (ASME IMECE).
5.
Gere, J. M., and Timoshenko, S. P., 1990, Mechanics of Material, 3rd ed., PWS Press, Boston, pp. 675–685.
6.
Boresi, A. P., Sidebottom, O. M., Seely, F. B., and Smith, J. O., 1978, Advanced Mechanics of Materials, 4th ed. Wiley Press, Boston, pp. 184.
7.
Brown, W. D., 1999, Advanced Electronic Packaging, IEEE Press, New York, pp. 95–96.
8.
Tummala, R. R., 2001, Fundamentals of Microsystems Packaging, Mc-Graw-Hill, New York, pp. 124–125.
9.
Simpson, T. W., Peplinski, J., Koch, P. N., and Allen, J., “On the Use of Statistic in Design and the Implications for Deterministic Computer Experiments,” 1997, ASME DETC97/DTM3881, pp. 1–4.
10.
Myers, R. H., and Montgomery, D. C., 1995, Response Surface Methodology: Process and Product Optimization Using Designed Experiments, 2d ed., John Wiley & Sons, New York, pp. 336–337.
11.
Montgomery, D. C., and Runger, G. C., 1999, Applied Statistics and Probability for Engineers, 2d ed., John Wiley & Sons, New York, pp. 312–313.
12.
Intel Corporation, 2001, “Mechanical and Electrical Considerations of Compliant Interconnect,” Internal Project Report.
13.
Design Expert V.6.0.5, 2001, User’s Manual.
14.
Intel Corporation, 2002, “Assembly for the Compliant Interconnect, Intel Corporation,” Internal Project Report.
15.
Hanna, C., Michaelides, S., Palaniappan, P., Baldwin, D., and Sitaraman, S. K., 1999, “Numerical and Experimental Study of the Evolution of Stresses in Flip-Chip Assemblies during Assembly and Thermal Cycling,” Proc. of 49th Electronic Components and Technology Conf., pp. 1001–1009.
16.
Purdue University, 1999, Microelectronics Packaging Materials Database, Center for Information and Numerical Data Analysis and Synthesis (CINDAS).
17.
Iannuzzelli, R., 1991, “Predicting Plated-Through-Hole Reliability in High-Temperature Manufacturing Process,” Proc. of 41th Electronic Components and Technology Conf., pp. 410–421.
18.
Guo
,
Q.
,
Cutiongco
,
E. C.
,
Keer
,
L. M.
, and
Fine
,
M. E.
,
1992
, “
Thermomechanical Fatigue Life Prediction of 63Sn/37Pb Solder
,”
ASME J. Electron. Packag.
,
114
(
2
), pp.
145
–
150
.
Copyright © 2004
 by ASME
You do not currently have access to this content.