The application of underfill materials to fill up the room between the chip and substrate is known to substantially improve the thermal fatigue life of flip chip solder joints. Nowadays, no-flow underfill materials are gaining much interest over traditional underfill as the application and curing of this type of underfill can be undertaken before and during the reflow process and thus aiding high volume throughput. However, there is always a potential chance of entrapping no-flow underfill in the solder joints. This work, attempts to find out the extent of underfill entrapment in the solder joints and its reliability effect on the flip chip packages. Some unavoidable underfill entrapments at the edges of the joint between solder bumps and substrate pads are found for certain solder joints whatever bonding conditions are applied. It is interesting to report for the first time that partial underfill entrapment at the edges of the solder joint seems to have no adverse effect on the fatigue lifetime of the samples since most of the first solder joint failure in the no-flow flip chip samples during thermal cycling are not at the site of solder interconnection with underfill entrapment. Our modeling results show good agreement with the experiment that shows underfill entrapment can actually increase the fatigue lifetime of the no-flow flip chip package.

Issue Section:
Research Paper
Keywords:
solders, reflow soldering, flip-chip devices, curing, chip scale packaging, integrated circuit packaging, integrated circuit reliability
Topics:
Bonding, Flip-chip, Flip-chip devices, Flow (Dynamics), Reliability, Solder joints, Solders, Modeling
1.
Wong, C. P., Shi, S., and Jefferson G., 1997, “High Performance Low Cost Underfills for Flip Chip Applications,” IEEE 47th ECTC Proceedings, San Diego, California.
2.
Shi
,
S. H.
, and
Wong
,
C. P.
,
1999
, “
Study of the Fluxing Agent Effects on the Properties of No-Flow Underfill Materials for Flip-Chip Applications
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
,
22
(
2
), pp.
141
–
151
.
3.
Shi, S. H., Yao, Q., Qu, J., and Wong, C. P., 2000, “Study on the Correlation of Flip-Chip Reliability With Mechanical Properties of No-Flow Underfill Materials,” International Symposium on Advanced Packaging Materials, pp. 271–277.
4.
Fan, L. H., Shi, S. H., and Wong, C. P., 2000, “Incorporation of Inorganic Filler into the No-Flow Underfill Material for Flip-Chip Application,” International Symposium on Advanced Packaging Materials, pp. 303–310.
5.
Tu
,
P. L.
,
Chan
,
Y. C.
, and
Hung
,
K. C.
,
2001
, “
Reliability of the MicroBGA Assembly Using No-Flow Underfill, Microelectronics Reliability
,”
Microelectron. Reliab.
,
41
(
12
), pp.
1993
–
2000
.
6.
Tu, P. L., 2001, “Reliability Studies of Micro Ball Grind Array Assembly,” Ph. D. thesis, City University of Hong Kong, pp. 96–126.
7.
Jianmin
,
Q.
, and
Wong
,
C. P.
,
2002
, “
Effective Elastic Modulus of Underfill Material for Flip-Chip Applications
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
,
25
(
1
), pp.
53
–
55
.
8.
Zhuqing, Z., and Wong, C. P., 2001, “A Novel Approach to Incorporate Silica Filler into No-Flow Underfill,” 2001 Int’l Symposium on Electronic Materials and Packaging, pp. 24–28.
9.
Dutta
,
I.
,
Gopinath
,
A.
, and
Marshall
,
C.
,
2002
, “
Underfill Constraint Effects during Thermomechanical Cycling of Flip-Chip Solder Joints
,”
Journal of Electronic Materials
,
31
(
4
), pp.
253
–
264
.
10.
Chan
,
Y. C.
,
Tu
,
P. L.
,
Tang
,
C. W.
,
Hung
,
K. C.
, and
Lai
,
J. K. L.
,
2001
, “
Reliability Studies of μBGA Solder Joints–Effect of Ni-Sn Intermetallic Compound
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part B
,
24
(
1
), pp.
25
–
32
.
11.
PHYSICA, Multi-Physics Ltd, London.
12.
Darveaux, R., and Banerji, K., 1995, “Reliability of PBGA Assembly,” Ball Grid Array Technology, McGraw-Hill, pp. 379–442.
13.
Popelar, S. F., 1998 “A Parametric Study of Flip Chip Reliability Based on Solder Fatigue Modeling,” International Electronics Manufacturing Technology Symposium, pp. 299–307.
14.
Bailey
,
C.
,
Lu
,
H.
, and
Wheeler
,
D.
,
2002
, “
Computational Modeling Techniques for Reliability of Electronic Components on Printed Circuit Boards
,”
Appl. Numer. Math.
,
40
(1–2), pp.
101
–
117
.
Copyright © 2004
 by ASME
You do not currently have access to this content.