Understanding the formation of voids in solder joints is important for predicting the long-term reliability of solder interconnects. This paper reports experimental research on the formation of void bubbles within molten solder bumps in flip-chip connections. For flip-chip-soldered electronic components, which have small solder volume, voids can be more detrimental to reliability. A previous theory based on thermocapillary flow reveals that the direction of heating influences void formation. Using different heating profiles, 480 solder joints of flip-chip assemblies were processed. A high-lead 90Pb8Sn2Ag solder was employed in the experiments. The solder samples were microsectioned to determine the actual size or diameter of the voids. A database on sizes and locations of voids was then constructed. More defective bumps, 80%, and higher void volume were found when the solder was melted from top (flip-chip side) to bottom (test board side). The observation on cases with melting direction from bottom to top had 40% defective bumps. The results show that a single big void is near the solder bump center with a few small voids near the edge. This supports the numerical study based on the thermocapillary theory. When the melting direction was reversed, many small voids appear near the edge. Big and middle-size voids tend to stay in the middle and outer regions from top towards middle layer of the bump. This experimental finding does not completely agree with the interpretation on the formation of voids by thermocapillary theory, however, the results do show that heat flux direction plays significant role in the formation and distribution of void bubbles in molten solder.

1.
Lau
,
John H.
, and
Pao
,
Yi-Hsin
, 1997,
Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies
,
McGraw–Hill
, New York, Chap. 6.
2.
Hwang
,
J.
, 1996,
Modern Solder Technology for Competitive Electronics Manufacturing
,
McGraw–Hill
, New York, pp.
415
418
.
3.
Mannan
,
S. H.
et al.
2000, “
Solder Paste Reflow Modeling for Flip Chip Assembly
,”
Proc. EPTC 2000
,
Singapore
, pp.
103
109
.
4.
Casey
,
W.
, 1999, “
Reduction of Voiding in Eutectic Ball Grid Array Solder Joints
,”
Soldering and Surface Mount. Technology
, 0893-3588
11
(2), pp.
12
16
.
5.
Chiu
,
C. S.
, and
Lee
,
N. C.
, 1997, “
Voiding in BGA at Solder Bumping Stage
,”
ISHM Proceedings of Microelectronics and Packaging Conference
, Philadelphia, PA, pp.
462
471
.
6.
Chan
,
Y. C.
,
Xie
,
D. J.
, and
Lai
,
J. K. L.
, 1995, “
Characteristics of Porosity in Solder Pastes during Infrared Reflow Soldering
,”
J. Mater. Sci.
0022-2461,
30
, pp.
5543
5550
.
7.
Goenka
,
L.
, and
Achari
,
A.
, 1995, “
Void Formation in Flip-Chip Solder Bumps—Part I
,”
Proc. 18th IEEE/CPMT Symposium
,
Austin
, TX, pp.
14
19
.
8.
Bailey
,
C.
,
Lu
,
H.
, and
Wheeler
,
D.
, 2002, “
Computational Modeling Techniques for Reliability of Electronic Components on Printed Circuit Boards
,”
Appl. Numer. Math.
0168-9274,
40
, pp.
101
117
.
9.
Goenka
,
L.
, and
Achari
,
A.
, 1996, “
Void Formation in Flip Chip Solder Bumps—Part II
,” in
Proceedings of the 19th IEEE/CPMT Symposium
,
Austin
, TX, pp.
430
437
.
10.
Vural
,
C.
, 1998, private communication.
11.
Panton
,
R. L.
,
Lee
,
J. W.
,
Goenka
,
L.
, and
Achari
,
A.
, 2003, “
Simulation of Void Growth in Molten Solder Bumps
,”
ASME J. Electron. Packag.
1043-7398,
125
, pp.
329
334
.
You do not currently have access to this content.